

CLAIMS**What is claimed is:**

1. A data detector, comprising:
 2. a delay logic, receiving an unfiltered input signal in quadrature and in-phase components, and applying a delay to each of the in-phase and quadrature phase components of the unfiltered input signal;
 5. a first multiplication logic, the first multiplication logic multiplying the delayed in-phase component of the unfiltered input signal by the quadrature phase component of the unfiltered input signal to obtain a first multiplication result;
 8. a second multiplication logic, the second multiplication logic multiplying the delayed quadrature phase component of the unfiltered input signal by the in-phase component of the unfiltered input signal to obtain a second multiplication result; and
 11. an adder, the adder adding the first multiplication result with the second multiplication result and generating a decision signal.
2. The data detector as defined in claim 1, wherein the delay logic comprises at least one shift registers.
1. 3. The data detector as defined in claim 2, wherein the delay applied by the delay logic is approximately equal to a symbol period.
1. 4. The data detector as defined in claim 3, wherein the delay logic has a sampling rate of about 50 million samples per second.

1 5. The data detector as defined in claim 2, wherein the delay period of the
2 delay logic is adjustable, allowing for frequency offset compensation.

1 6. The data detector as defined in claim 5, wherein the delay logic comprises
2 a multi-stage delay.

1 7. The data detector as defined in claim 1, wherein the data detector further
2 comprises a post-detection correction logic, the post-detection correction logic being
3 applied to the decision signal and reducing inter-symbol interference.

1 8. The data detector as defined in claim 7, wherein the post-detection
2 correction comprises:

3 a test logic, the test logic receiving the decision signal and asserting a
4 selection signal when the absolute value of the decision signal exceeds a threshold; and

5 a multiplexer, receiving the selection signal, the decision signal and an
6 inversion of a previously corrected signal, the selection signal being used to decide
7 whether to output the decision signal or the inversion of a previously corrected signal,
8 and producing a post-detection corrected signal.

1 9. A data detector, comprising:
2 a delay logic, receiving an input signal in quadrature and in-phase
3 components, and applying a delay to each of the in-phase and quadrature phase

4 components of the input signal, wherein the delay is adjustable, allowing for frequency
5 offset compensation;
6 a first multiplication logic, the first multiplication logic multiplying the
7 delayed in-phase component of the input signal by the quadrature phase component of the
8 input signal to obtain a first multiplication result;
9 a second multiplication logic, the second multiplication logic multiplying
10 the delayed quadrature phase component of the input signal being by the in-phase
11 component of the input signal to obtain a second multiplication result; and
an adder, the adder adding the first multiplication result with the second
multiplication result generating a decision signal.

10. The data detector as defined in claim 9, wherein the delay logic comprises
at least one shift register, and the delay applied by the delay logic is approximately equal
to a symbol period.

1 11. The data detector as defined in claim 10, wherein the delay logic has a
2 sampling rate of about 50 million samples per second.

1 12. The data detector as defined in claim 10, wherein the delay logic
2 comprises a multi-stage delay.

1 13. The data detector as defined in claim 9, wherein the data detector further
2 comprises a post-detection correction logic, the post-detection correction logic being
3 applied to the decision signal and reducing inter-symbol interference.

1 14. The data detector as defined in claim 13, wherein the post-detection
2 correction comprises:

3 a test logic, the test logic receiving the decision signal and asserting a
4 selection signal when the absolute value of the decision signal exceeds a threshold; and
5 a multiplexer, receiving the selection signal, the decision signal and an
6 inversion of a previously corrected signal, the selection signal being used to decide
7 whether to output the decision signal or the inversion of a previously corrected signal,
8 and producing a post-detection corrected signal.

1 15. A method for detecting data, the method comprising the steps of:
2 receiving an unfiltered input signal having an in-phase component and a
3 quadrature phase component;
4 delaying the in-phase and quadrature phase components of the input
5 signal;
6 multiplying the in-phase component of the input signal by the delayed
7 quadrature phase component of the input signal to yield a first result;
8 multiplying the delayed in-phase component of the input signal by the
9 quadrature phase component of the input signal to yield a second result; and
10 summing the first and second results to obtain a decision signal.

1 16. The method as defined in claim 15, wherein the method further comprises
2 a post-detection correction method comprising the steps of:
3 testing to find whether the absolute value of the decision variable exceeds
4 a threshold;
5 sending the result of the test to the selection input of a multiplexer; and
6 outputting the decision variable from the multiplexer if it exceeds a certain
7 threshold, otherwise choosing an inversion of the previous multiplexer output.

1 17. The method as defined in claim 15, wherein delaying of the in-phase and
2 quadrature phase signals is approximately equal to a symbol period.

1 18. The method as defined in claim 17, wherein the delay is realized using
2 shift registers which sample at the rate of about 50 million samples per second.

1 19. The method as defined in claim 15, wherein the method further comprises
2 adjusting the delay, to allow for frequency offset compensation.

1 20. The method as defined in claim 19, wherein the adjustment occurs during
2 a transmission preamble, and comprises a two stage adjustment, the first being a rough
3 compensation at the beginning of the preamble and the second being a fine compensation
4 at the end of the preamble.

1 21. A method for detecting data, the method comprising the steps of:
2 receiving an input signal having an in-phase component and a quadrature
3 phase component;
4 delaying the in-phase and quadrature phase components of the input
5 signal;
6 multiplying the in-phase component of the input signal by the delayed
7 quadrature phase component of the input signal to yield a first result;
8 multiplying the delayed in-phase component of the input signal by the
9 quadrature phase component of the input signal to yield a second result;
10 summing the first and second results to obtain a decision signal; and
11 compensating for a frequency offset.

1 22. The method as defined in claim 21, wherein the method further comprises
2 a post-detection correction method comprising the steps of:
3 testing to find whether the absolute value of the decision variable exceeds
4 a threshold;
5 sending the result of the test to the selection input of a multiplexer; and
6 outputting the decision variable from the multiplexer if it exceeds a certain
7 threshold, otherwise choosing an inversion of the previous multiplexer output.

1 23. The method as defined in claim 21, wherein the delay of the in-phase and
2 quadrature phase components is approximately equal to a symbol period.

1 24. The method as defined in claim 23, wherein the delay is realized using
2 shift registers which sample at the rate of about 50 million samples per second.

1 25. The method as defined in claim 21, wherein the frequency offset
2 compensation comprises adjusting the delay.

1 26. The method as defined in claim 25, wherein the adjustment occurs during
2 a transmission preamble, and comprises a two stage adjustment, the first being a rough
3 compensation at the beginning of the preamble and the second being a fine compensation
4 at the end of the preamble.

1 27. A data detection system comprising:
2 means for receiving an unfiltered input signal comprising an in-phase
3 component and a quadrature phase component;
4 means for delaying the in-phase and quadrature phase components;
5 means for first multiplication, multiplying the in-phase component by the
6 delayed quadrature phase component;
7 means for second multiplication, multiplying the delayed in-phase
8 component by the quadrature phase component; and
9 means for summing the result of the first multiplication with the result of
10 the second multiplication to receive a decision variable.

1 28. The system as defined in claim 27, wherein the data detector further
2 comprises a post detection correction means.

1 29. The system as defined in claim 28, wherein the post detection correction
2 means comprises:

3 means for testing whether the absolute value of the decision variable
4 exceeds a threshold; and

5 means for outputting either the decision variable or an inversion of the
6 previous output, depending on the result of the testing means.

1 30. The data detector as defined in claim 27, wherein the delay means delay
2 the signal by approximately one symbol period.

1 31. The data detector as defined in claim 30, wherein the delay means are shift
2 registers which sample at a rate of about 50 million samples per second.

1 32. The data detector as defined in claim 27, wherein the data detection
2 further comprises a means for compensating for frequency offset.

1 33. The data detector as defined in claim 32, wherein the frequency offset
2 compensation means comprises making the delay means adjustable.

1 34. The data detector as defined in claim 33, wherein the adjustable delay
2 means comprise both a rough compensation at a the beginning of a preamble
3 transmission and a fine compensation at the end of the preamble transmission.

1 35. A radio receiver chain, comprising:
2 an antenna capable of receiving a radio signal;
3 an input band selection filter coupled to the antenna;
4 a low noise amplifier, coupled to the output of the input band selection
5 filter;
6 a first mixer for deriving an in-phase signal, coupled to the output of the
7 low noise amplifier;
8 a second mixer for deriving a quadrature phase signal, coupled to the
9 output of the low noise amplifier;
10 a channel selection filter, coupled to the in-phase and quadrature phase
11 signals;
12 a first limiting amplifier, coupled to the in-phase output of the channel
13 selection filter and capable of sampling the in-phase signal;
14 a second limiting amplifier, coupled to the quadrature phase output of the
15 channel selection filter and capable of sampling the quadrature phase signal;
16 a data detector comprising:
17 an in-phase and a quadrature phase signal, without any finite
18 impulse response filtering;
19 a first delay element, delaying the in-phase signal;

20 a second delay element, delaying the quadrature phase signal;
21 a first multiplier, multiplying the in-phase signal by the delayed
22 quadrature phase signal;
23 a second multiplier, multiplying the quadrature phase signal by the
24 delayed in-phase signal; and
25 an adder, summing the result of the first and second multipliers to
26 derive a decision signal.

36. The radio receiver chain as defined in claim 35, wherein the chain further comprises a post detection filter receiving the decision variable and removing odd order cross components.

37. The radio receiver chain as defined in claim 36, wherein the chain further comprises a post detection correction algorithm, comprising a multiplexer having two inputs and a selection signal, the first input comprising the output of the post detection filter, the second input comprising a delayed inversion of the previous multiplexer output, and the selection signal comprising a test result, wherein the test is whether the absolute value of the output of the post detection filter is greater than a threshold value.

38. The radio receiver chain as defined in claim 22, wherein the delay is chosen such that it is approximately one symbol period.

1 39. The radio receiver chain as defined in claim 22, wherein the delay is
2 comprised of a plurality of shift registers, and the chain further comprises a delay
3 selection to adjust the delay according to which delay fits the incoming frequency to most
4 effectively detect the data.

DRAFT - ATTACHED